FPGA Verification Engineer, ASML Holding N.V.
As a Verification Engineer in the Generic Design Blocks (GDB) team you are responsible for the following: Act as the EDEV representative in a multidisciplinary design team. Interact intensively with colleagues from the software & hardware department. Define, document and maintain requirements of various IP’s (firmware GBD’s). Define, document ...
bekijk vacature